Software Engineer/Developer
Senior ASIC Verifier – 10566
Stockholm, Sweden
Onsite
Job Summary
-
Posted Date
October 7, 2024
-
Work Type
Onsite
-
Deadline
2024-10-31
-
Schedule
Full-time
-
Location
Stockholm, Sweden
Job Description
Assignment Description:
We are looking for a Senior ASIC Verifier to join our dynamic team.
What you will work on:
- Perform verification of complex ASIC designs, focusing on both new projects and the enhancement of existing ones.
- Utilize UVM and SystemVerilog to verify IP blocks and ensure the integrity of multi-clock domain systems.
- Collaborate closely with the design teams to execute comprehensive verification plans for large FPGA and ASIC projects.
- Engage in IP block verification processes, ensuring high-quality outcomes.
What you bring:
- 6+ years of experience in ASIC verification.
- 2+ years of hands-on experience with UVM methodology.
- Strong expertise in UVM verification and SystemVerilog.
- Proven experience working with complex ASIC and/or large FPGA designs.
- Familiarity with IP block verification and multi-clock domains.
- Proficient English communication skills, both written and spoken.
Meritorious if you have:
- Experience in test bench structuring and design.
- Knowledge of RTL design.
- Scripting skills for test automation.
- Lab experience for hands-on verification tasks.
- Experience in the telecom sector.
If this sounds interesting, please send your CV to cv@veritaz.se
Can’t find the role you’re looking for?
Send us your CV and we’ll match you with upcoming opportunities.
Similar Opportunities
Urgent
Automation/Test Engineer
Gothenburg, Sweden
Deadline: Mar 20, 2026
Looking for Junior Software Test Engineer – Diagnostics & Connectivity at Gothenburg, Sweden
Onsite
English
View Details
Urgent
Software Engineer/Developer
Gothenburg, Sweden
Deadline: Mar 20, 2026
Looking for Principal Backend Java Software Engineer – Optimization Services at Gothenburg, Sweden
Onsite
English
View Details
