Electrical/Electronics
Senior Verification Engineer – 12301
Stockholm, Sweden
Onsite
Job Summary
-
Posted Date
April 23, 2025
-
Work Type
Onsite
-
Deadline
2025-05-12
-
Schedule
Full-time
-
Location
Stockholm, Sweden
Job Description
Assignment Description:
We are looking for a Senior Verification Engineer to join our dynamic team.
What you will work on:
- Participate in ASIC verification activities across multiple projects
- Collaborate in teams handling IP design and subsystem integration/verification
- Apply UVM methodology for verification of complex ASIC or large FPGA designs
- Perform IP block verification, including modules with multiple clock domains
- Contribute to developing and maintaining robust test benches
What you bring:
- Minimum 5 years of experience in ASIC verification
- Strong knowledge of UVM and SystemVerilog
- Proven experience with complex ASIC and/or large FPGA systems
- Background in verifying IP blocks with multi-clock domain considerations
- Excellent English communication skills, both written and verbal
- Familiarity with AXI5 and ACE5 protocols (meritorious)
- Experience using Cadence tools, particularly Xcelium (meritorious)
- Understanding of test bench architecture and structure (meritorious)
- Leadership skills and ability to guide peers (meritorious)
- Knowledge of RTL design principles (meritorious)
- Scripting skills for automation (meritorious)
- Exposure to the telecom domain (meritorious)
.If this sounds interesting, please send your CV to cv@veritaz.se
Can’t find the role you’re looking for?
Send us your CV and we’ll match you with upcoming opportunities.
Similar Opportunities
Urgent
Business Analyst/Data Analyst
Finspång, Sweden
Deadline: Jan 27, 2026
Looking for a BI Developer – Data & Analytics at Finspång, Sweden
Onsite
English
View Details
Urgent
Database
Stockholm, Sweden
Deadline: Jan 29, 2026
Looking for a DB2 z/OS Database Administrator – Financial Systems at Stockholm, Sweden
Onsite
Swedish
View Details
